

Timing Issues in Multi-level Logic Optimization

Giovanni De Micheli
Integrated Systems Laboratory



This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed

© Giovanni De Micheli – All rights reserved

Module 1

u Objectives:

- s Timing verification:
- s Delay modeling
- s Critical paths
- s The false path problem

Timing verification and optimization

u Verification:

- s Check that a circuit runs at speed
 - t Satisfies I/O delay constraints
 - t Satisfies cycle-time constraints

u Optimization:

- s Minimum *delay*
 - t (subject to *area* constraints)
- s Minimum *area*
 - t Subject to *delay* constraints

Delay modeling

u Gate delay modeling:

s Straightforward for bound networks

t Cell library models: $d = a + b \text{ Cap}$

t Cap due to fanout and wiring

s Approximations for unbound networks

t Virtual gates

u Network delay modeling:

s Compute signal propagation


t Topological methods

t Logic/topological methods (false paths)

Network delay modeling

- u For each vertex v_j
- u Propagation delay d_j :
 - s I/O propagation delays are usually zero
- u *Data-ready time* t_j :
 - s Input data-ready time denote when inputs are available
 - s Computed elsewhere by *forward traversal*
 - s $t_j = d_j + \max_j t_j \quad \text{s.t. } (v_j, v_i) \in E$

Example



u Propagation delays:

s $d_g = 3; d_h = 8; d_m = 1; d_k = 10; d_l = 3$

s $d_n = 5; d_p = 2; d_p = 2; d_x = 2; d_y = 3$

Network delay modeling

u For each vertex v_j :

u Required *data-ready time* \underline{t}_j :

s Specified at the primary outputs

s Computed elsewhere by *backward traversal*


s $\underline{t}_i = \min_j \underline{t}_j - d_j \text{ s.t. } (v_i, v_j) \in E$

u Slack s_i :

s Difference between required and actual data-ready times

$$s_i = \underline{t}_j - t_i$$

Example



$$d_n=5; d_i=3; d_k=10; d_h=8; d_g=3;$$
$$d_x=2; d_y=3; d_q=2; d_m=1; d_p=2;$$

u Required data-ready times:

$$s \quad \underline{t}_x = 25 \quad \text{and} \quad \underline{t}_y = 25$$

Example

$$u \quad s_x = 2; \quad s_y = 0$$

$$u \quad \underline{t}_m = 25 - 2 = 23; \quad s_m = 23 - 21 = 2$$

$$u \quad \underline{t}_q = 25 - 3 = 22; \quad s_q = 22 - 22 = 0$$

$$u \quad \underline{t}_l = \min \{23 - 1; 22 - 2\} = 20; \quad s_l = 20 - 20 = 0$$

$$u \quad \underline{t}_h = 23 - 1 = 22; \quad s_h = 22 - 11 = 11$$

$$u \quad \underline{t}_k = 20 - 3 = 17; \quad s_k = 17 - 13 = 4$$

$$u \quad \underline{t}_p = 20 - 3 = 17; \quad s_p = 17 - 17 = 0$$

$$u \quad \underline{t}_n = 17 - 2 = 15; \quad s_n = 15 - 15 = 0$$


$$u \quad \underline{t}_b = 15 - 5 = 10; \quad s_b = 10 - 10 = 0$$

$$u \quad \underline{t}_g = \min \{22 - 11; 17 - 10; 17 - 2\} = 7; \quad s_g = 7 - 3 = 4$$


$$u \quad \underline{t}_a = 7 - 3 = 4; \quad s_a = 4 - 0 = 4$$

$$d_x=2; \quad d_y=3; \quad d_q=2; \quad d_m=1; \quad d_p=2;$$

$$d_n=5; \quad d_l=3; \quad d_k=10; \quad d_h=8; \quad d_g=3;$$



Example



Topological critical path

u Assume topologic computation of :

- s *Data-ready* by forward traversal
- s *Required data-ready* by backward traversal


u *Topological critical path* :

- s Input/output path with zero slacks
- s Any increase in the vertex propagation delay affects the output data-ready time

u A topological critical path may be *false*:

- s No event can propagate along that path
- s **Because of interaction of logic and topology**

Example



- u All gates have unit delay

- u All inputs ready at time 0

- u Longest topological path : $(V_a, V_c, V_d, V_y, V_z)$:

- s Path delay: 4 units

- u Critical true path: (V_a, V_c, V_d, V_y) :

- s Path delay: 3 units

Sensitizable paths

- u A path in a logic network is *sensitizable* if an event can propagate from its tail to its head
- u A critical *path* is a sensitizable path of maximum weight
- u Only sensitizable paths should be considered
- u Non-sensitizable paths are *false* and can be discarded

Sensitizable paths

- u **Path:**

- s **Ordered set of vertices**

- u **Inputs to a vertex:**

- s **Direct predecessors**

- u **Side-inputs of a vertex:**

- s **Inputs not on the path**

Sensitization condition

uPath: $P = (v_{x0}, v_{x1}, \dots, v_{xm})$


uAn event propagates along P if :

$$\partial f_{x_i} / \partial x_{i-1} = 1, i = 1, 2, \dots, m$$

uRemarks :

- s Boolean differences are function of the side-inputs and values on the side-inputs may change
- s Boolean differences must be true *at the time that the event propagates*

Example



u Path: $(V_a, V_c, V_d, V_y, V_z)$

s $\partial f_y / \partial d = e = 1$ at time 2

s $\partial f_z / \partial y = e' = 1$ at time 3

u Not dynamically sensitizable because e settles at time 1

Modes for delay computation

u Transition *mode*:

- s Variables assumed to hold previous values
 - t Model circuit node capacitances
- s *Two test vectors* are needed

u *Floating mode*:

- s Circuit is assumed to be memoryless
 - t Variables have unknown value until set by input test vector
- s Need *only one* test vector

Static co-sensitization

u Assumption:

- s Circuit modeled by *AND*, *OR*, *INV* gates
- s *INV* are irrelevant to the analysis
- s Floating mode

u Controlling values:

- s 0 for *AND* gate
- s 1 for *OR* gate

u Gate is *controlled* when controlling value is present

Static co-sensitization

u Path: $P = (v_{x_0}, v_{x_1}, \dots, v_{x_m})$

u A vector *statically co-sensitizes* a path to 1 (or to 0) if :

s $x_m = 1$ (or 0) and

s $v_{x_{i-1}}$ has a controlling value whenever v_{x_i} has a controlled value


u Necessary condition for a path to be true

u Sufficient conditions are based on the *timing* of the signal

False path detection test

- u For all input vectors, one of the following is true:**
 - s (1) A gate is controlled and**
 - t the path provides a non-controlling value**
 - t a side-input provides a controlling value**
 - s (2) A gate is controlled and**
 - t The path and a side-input have controlling values**
 - t The side-input presents the controlling value first**
 - s (3) A gate is not controlled and**
 - t A side-input presents the non-controlling value last**

Example



u Path: $(v_a, v_c, v_d, v_y, v_z)$

u For $a = 0, b = 0$:

s Condition (1) occurs at the OR gate

u For $a = 0, b = 1$:

s Condition (2) occurs at the AND gate

u For $a = 1, b = 0$:

s Condition (2) occurs at the OR gate

u For $a = 1, b = 1$:

s Condition (1) occurs at the AND gate

Important problems

- u Check if circuit works at speed \underline{t} :
 - s Verify that all true paths are faster than \underline{t}
 - s Show that all paths slower than \underline{t} are false
- u Compute groups of false paths
- u Compute critical true path:
 - s Binary search for values of \underline{t}
 - s Show that all paths slower than \underline{t} are false

Summary

- u **Timing optimization is crucial for achieving competitive logic design**
- u **Timing optimization problems are hard:**
 - s **Detection of critical paths**
 - t **Elimination of false paths**
 - s **Network transformations**